We use cookies to give you the best experience possible. By continuing we’ll assume you’re on board with our cookie policy

See Pricing

What's Your Topic?

Hire a Professional Writer Now

The input space is limited by 250 symbols

What's Your Deadline?

Choose 3 Hours or More.
Back
2/4 steps

How Many Pages?

Back
3/4 steps

Sign Up and See Pricing

"You must agree to out terms of services and privacy policy"
Back
Get Offer

Implementation Of Lfsr Counter Using Cmos Vlsi Technology Computer Science

Hire a Professional Writer Now

The input space is limited by 250 symbols

Deadline:2 days left
"You must agree to out terms of services and privacy policy"
Write my paper

As bit fabrication engineering is all of a sudden on the threshold of major rating, which shrinks bit in size and public presentation, LFSR ( Linear Feedback Shift Register ) is implemented in layout degree which develops the low power ingestion bit, utilizing recent CMOS, sub-micrometer layout tools. Therefore LFSR counter can be a new tendency compositor in cryptanalysis and is besides good as compared to GRAY & A ; BINARY counter and assortment of other applications. This paper compares 3 architectures in footings of the hardware execution, CMOS layout and power ingestion, utilizing Microwind CMOS layout tool.

Thus it provides solution to a low power architecture execution of LFSR in CMOS VLSI.

Don't use plagiarized sources. Get Your Custom Essay on
Implementation Of Lfsr Counter Using Cmos Vlsi Technology Computer Science
Just from $13,9/Page
Get custom paper

With promotions in big scale integrating, 1000000s of transistors can be placed on a individual bit for execution of complex circuitry. As a consequence of puting so many transistors in such a little infinite, major jobs of heat dissipation and power ingestion have come into the image. Research has been conducted to work out these jobs.

Solutions have been proposed to diminish the power supply electromotive force, exchanging frequence and electrical capacity of transistor [ 1 ] LFSR is used in a assortment of applications such as Built-in-self trial ( BIST ) [ 2 ] , cryptanalysis, mistake rectification codification and in field of communicating for bring forthing pseudo-noise sequences. In cryptanalysis it is used to bring forth public and private keys. Hence one of the low power architecture is proposed in this paper.

Today LFSRaa‚¬a„?s are present in about every coding strategy as they produce sequences with good statistical belongingss, and they can be easy analyzed. Furthermore they have a low-priced realisation in hardware.

Counters such as Binary, Gray suffer job of power ingestion, bugs, velocity, and hold because they are implemented with techniques which have above drawbacks. They produce non merely bugs, which increase power ingestion but besides complexness of design. The extension hold of consequences of bing techniques is more which reduces velocity & A ; public presentation of system. Thus we are traveling to implement these counters with techniques utilizing different engineerings of CMOS. By analyzing different execution techniques, we conclude to implement LFSR counters with base on balls transistor in cryptanalysis.

Unlike most mundane devices whose inputs and operations are efficaciously predefined, VLSI french friess must be able to respond to a invariably altering environment.

For layout and simulation at deep submicron CMOS design tool Micro air current is used. Software executions will be considered for farther hardware execution.

LFSR

LFSR is a displacement registry whose input spot is a additive map unlike most mundane devices whose inputs and operations are efficaciously predefined, It is a displacement registry that, when clocked moves the signal through the registry from one somersault floating-point operation to following. Some of the end products are combined in exclusive-OR constellation to organize a feedback mechanism. A LFSR can be formed by executing exclusive-OR on the end products of two or more of the flip-flops together and feeding those end products back into the input of one of the somersault flops as shown in Figure.1.

Figure.1 Block diagram of LFSR

The initial value of the LFSR is called the seed, and because the operation of the registry is deterministic, the sequence of values produced by the registry is wholly determined by its current ( or old ) province. Likewise, because the registry has a finite figure of possible provinces, it must finally come in a repeating rhythm. However, a LFSR with a happy feedback map can bring forth a sequence of spots which appears random in nature & A ; which has a really long rhythm.

Working

The list of spots place that affects the following province is called the pat sequence. In block diagram, the sequence is [ 4, 3 ] .The end products that influence the input are called lights-outs. A maximum LFSR produces an n-sequence ( i.e. rhythms through all possible 2n-1 provinces within the displacement registry except the province where all spots are zero ) , unless it contains all nothing, in which instance it will ne’er alter. The sequence of Numberss generated by a LFSR can be considered a binary numerical system merely every bit valid as Grey codification or the natural binary codification.

Table I

PATTERN GENERATED BY LFSR

=====================================================

Clock pulsation FF1 OUT FF2 OUT FF3 OUT FF4OUT

1 0 1 1 1

2 0 0 1 1

3 0 0 0 1

4 1 0 0 0

5 0 1 0 0

6 0 0 1 0

7 1 0 0 1

8 1 1 0 0

9 0 1 1 0

10 1 0 1 1

11 0 1 0 1

12 1 0 1 0

13 1 1 0 1

14 1 1 1 0

15 1 1 1 1

16 0 1 1 1

FF1 OUT-output of somersault floating-point operation 1, FF2 OUT-output of somersault floating-point operation 2, FF3 OUT end product of somersault floating-point operation 3, FF4 OUT-output of somersault floating-point operation 4.

The tap sequence of an LFSR can be represented as a multinomial mod 2. This means that the coefficients of the multinomial must be 1 ‘s or 0 ‘s. This is called the feedback multinomial or characteristic multinomial. For illustration: if the lights-outs are at the 3rd, 4th, bits the ensuing LFSR multinomial is X4+ x3 +1.The ‘1 ‘ in the multinomial does non match to a pat. The powers of the footings represent the tapped spots, numbering from the left.

If ( and merely if ) this multinomial is a crude, so the LFSR is maximum. The LFSR will merely be maximum if the figure of lights-outs is even. The pat values in a maximum LFSR will be comparatively premier There can be more than one maximum pat sequence for a given LFSR length. Its end product for the assorted status of input is expressed in Table I.

Design Aspects

We have designed CMOS layout of LFSR Counter.The logic hardware contains D Flip Flop, 2-input OR gate, 2 input XOR gate and inverters. The most of import constituent of our LFSR Counter Design is D Flip Flop. We have designed D-flip floating-point operation by utilizing following different constituents: NAND Gates, Transmission Gatess and inverter and Pass transistors.

Design of D Flip Flop

The latches and somersault floating-point operations are the basic edifice blocks of consecutive circuits. In ASIC design environments, latches and somersault floating-point operations are typically predefined cells specified by the ASIC seller. The D Flip Flop is negative border triggered. The D Flip Flop combines a brace of D latches ( Master and slave ) . The border triggered D Flip Flop has a apparatus and hold-up clip window during which the D inputs must non alter. The negative border triggered D Flip Flop merely inverts the clock input, so that all the action takes topographic point on falling border of CLK. By planing D Flip Flop, we compare the Power Consumption ; from this we decide the most efficient D Flip Flop execution.

Design of D Flip Flop utilizing NAND Gate

The basic building of the Master Slave D Flip Flop is shown in Figure.2

Figure 2 D Flip Flop utilizing NAND Gatess

Design of D Flip Flop utilizing TRANSMISSION GATE

From Figure.3, at the negative border of the CLK ( clock ) , transistors T1 and T4 are ON and transistors T2 and T3 are OFF. During this clip the slave maintains a cringle through two inverters I3, I4 and T4. Thus the old triggered value from Din is stored in slave. At the same clip maestro latches next province but as T3 is OFF it is non passed to break one’s back. At the positive clock border T2 and T3 are turned ON and new latched value passes to break one’s back through the cringle of two inverters I1, I2 and T2. When we want to reset the circuit, both the maestro and break one’s back cringles are pulled down to land.

Figure.3 D Flip Flop utilizing transmittal gate

Design of D Flip Flop utilizing PASS TRANSISTOR

The most compact execution of border trigger latch is based on inverters and passes transistors as shown in Figure.4. The two chained inverters are in memory province when the PMOS cringle transistor is on, that is when clock = 0. Other two concatenation inverters on the right manus Acts of the Apostless in opposite manner, and the reset map is obtained by direct land connexion of the maestro and break one’s back memories, utilizing NMOS devices.

Figure.4 D Flip Flop utilizing base on balls transistors

LAYOUT ASPECTS

Layout-level environments exist chiefly for the coevals of concluding fabrication specifications.

Finally, complete content and organisational redaction before arranging. Please take note of the undermentioned points when proofreading spelling and grammar:

Layout of D FLIP FLOP

Before implementing the whole circuit, a gate-level schematic in DSCH3 is generated. DSCH3 plan is a logic editor and simulator used to formalize the architecture of logical circuit, before microelectronics started. It provides user friendly environment for hierarchal logic design and fast simulation with hold analysis, which allows design and proof of complex logic constructions.

After successful simulation we implemented the above designs of D Flip Flop with different constituents utilizing Microwind 3.1 CMOS layout tool for its easiness of usage and handiness. The consequence of the execution is detailed below.

Figure.5 Layout of D Flip Flop utilizing NAND gate

D Flip Flop layout utilizing NAND GATE

Layout of LFSR counter in which D Flip floating-point operation is implemented utilizing NAND Gatess is as shown in Figure.5.

D Flip Flop layout utilizing TRANSMISSION GATE

Layout of LFSR counter in which D Flip floating-point operation is implemented utilizing transmittal Gatess is as shown Figure.6

Figure.6 Layout of D Flip Flop utilizing Transmission gate.

D Flip Flop layout utilizing PASS TRANSISTOR

Layouts of LFSR counter in which D Flip Flop is implemented utilizing transmittal Gatess is as shown Figure.7.

Figure.7 Layout of D Flip Flop utilizing Pass transistor

Consequence of LFSR Layout Implementation

Figure.8 Layout of LFSR in Microwind

In Table II and III we have compared the LFSR layouts. The layouts are implemented in 120 nanometers and 90 nm engineering severally. The assorted parametric quantities because of different engineerings and D Flip Flop design is tabulated for farther decision and CMOS layout utilizing base on balls transistors is as shown in Figure.8.

TABLE II

LFSR IN 90 nanometer Technology

Components No. of Power Max Layout country

Transistors ingestion frequence ( micro sq.

( Microwatt ) ( GHz ) metre )

NAND 148 106.0 1.96 295

Transmission 86 99.6 1.7 270 Gate

Pass 68 28.188 1.4 321 Transistor

Table Three

LFSR IN 120 nanometer Technology

Components No. of power Max Layout country

Transistors ingestion frequence ( micro sq.

( Microwatt ) ( GHz ) metre )

NAND 148 169 1.78 224.8

Transmission 86 155 1.8 390.1 Gate

Pass 68 50.471 1.814 460 Transistor

COMPARISON OF LFSR AND GRAY COUNTER LAYOUT

From Table II and III it is clear that LFSR is optimally implemented layout when compared with layout of grey counter. A layout of both counters is implemented utilizing 120 nm and 90 nm engineering. From the layouts assorted critical parametric quantities are tabulated in Table IV.

Table Four

COMPARISION OF COUNTERS IN 90 nanometer Technology

Components No. of power Max Layout country

Transistors ingestion frequence ( micro sq.

( Microwatt ) ( GHz ) metre )

GRAY 188 40.25 0.756 949.6

LFSR 68 28.188 1.4 321

Decision

This paper concludes that LFSR counter is best implemented utilizing the base on balls transistors. In this the figure of transistors required is minimal i.e. 19, power ingestion is 28.188 micro W, Max runing frequence is 1.4 GHz, layout size country is 321 micro sq. metre. Thus it is preferred over Gray counters in keeping the logic denseness in fiction procedure, power optimisation, cut downing the extension hold & A ; bugs. Therefore LFSR implemented in CMOS bit engineering, is the best illustration of VLSI.

Cite this Implementation Of Lfsr Counter Using Cmos Vlsi Technology Computer Science

Implementation Of Lfsr Counter Using Cmos Vlsi Technology Computer Science. (2016, Dec 01). Retrieved from https://graduateway.com/implementation-of-lfsr-counter-using-cmos-vlsi-technology-computer-science-essay/

Show less
  • Use multiple resourses when assembling your essay
  • Get help form professional writers when not sure you can do it yourself
  • Use Plagiarism Checker to double check your essay
  • Do not copy and paste free to download essays
Get plagiarism free essay

Search for essay samples now

Haven't found the Essay You Want?

Get my paper now

For Only $13.90/page